



UNIVERSITY OF OSLO



Adapting Systems by Evolving Hardware

Computer Systems Colloquium (EE380)
Wednesday, 4:15-5:30PM in Gates B01

Jim Torresen
Robotics and Intelligent Systems Group
Department of Informatics
University of Oslo, Norway

E-mail: jimtoer@ifi.uio.no
<http://www.ifi.uio.no/~jimtoer>

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

University of Oslo
Norway




Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Robotics and Intelligent Systems Group



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO



Work presented is a collaboration with PhD-student Kyrre Glette

10 COMPUTERWORLD NORGE NYHETER NR. 12 • FREDAG 30. MARS 2007

Endrer adferd med kunstig evolusjon

Ny maskinvare utviklet ved Universitetet i Oslo lærer av ros og endrer adferd gjennom kunstig evolusjon. Målet er et intelligent system som fungerer uavhengig av kommunikasjon med omverdenen.

WORTER LYSSE

En vanlig datamaskin er ikke beredt på å lære seg å gjøre nye ting. Men nå, med en prosessor, og litt avansert fysisk beredning, får skit en maskin som kan lære seg å gjøre nye ting. Arbeidet er utviklet ved Universitetet i Oslo og er et samarbeid mellom Kyrre Glette og Jim Torresen.

Arbeidet er utviklet ved Universitetet i Oslo og er et samarbeid mellom Kyrre Glette og Jim Torresen.

Robotikk og Intelligente Systemer

Stanford EE380, Jan 23, 2008


Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY
OF OSLO



Work presented is a collaboration with PhD-student Kyrre Glette



Кирр Глетт (Kyrre Glette) и профессор Джим Торресен (Jim Torresen).

Профессор Джим Торресен (Glette) построили развивающую **Hardware - EHW**), которые. Иначе говоря, они создали к эволюционизировать.

Система Торресена и Глетта аппаратную разработку, чтобы выполнить поставлен понадобится 20-30 тысяч ге система найдет отличную кс проблемы, и на это может уи

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo




UNIVERSITY
OF OSLO



Outline

- Background
- Introduction to evolvable hardware and reconfigurable logic
- Evolving hardware for signal and image classification
- Results
- Conclusions



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo






UNIVERSITY OF OSLO

Principles of the Nature



- Evolution: Biological systems develop and change during generations.
- Development: By cell division a multi-cellular organism is developed.
- Learning: Individuals undergo learning through their lifetime.



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Evolution



- **Biological evolution:**
 - .Lifeforms adapt to a particular environment over successive generations.
 - .Combinations of traits that are better adapted tend to increase representation in population.
 - .Mechanisms: Selection+Crossover, Mutation and Survival of the fittest.
- **Evolutionary Computing (EC):**
 - .Mimic the biological evolution to optimize solutions to a wide variety of complex problems.
 - .In every new generation, a new set of solutions is created using bits and pieces of the fittest of the old.
 - .Several algorithms are available including Genetic Algorithms (GA) and Genetic Programming (GP)



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY
OF OSLO

How do we evolve a circuit?



Input/Output
Specification

Genetic
Algorithm



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY
OF OSLO

Possibilities of Evolvable Hardware (EHW)



- **Two main directions:**
 - Tuning/optimizing parameters of a circuit or system (also called evolutionary circuit design).
 - Evolving a system from scratch.
- **New features provided:**
 - Run-time adaptive hardware
 - Self repairing hardware
- **Goal:**
 - Make better computing systems than traditional architectures for real-world applications.

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY
OF OSLO



EHW Applied to Real-World Applications

- . Analog
 - . Adaptive Equalizer
 - . Amplifier and Filter Design
 - . Analog Circuit Synthesis
- . Parameter tuning
 - . Clock Timing Adjustment
 - . Analog Filter Tuning
- . Robot Control
- . Image processing
 - . Image Compression
 - . Image Filtering
 - . Image Recognition
- . Classification/Recognition
 - . Sonar Classification
 - . Gene Finding
 - . Prosthetic Hand

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo




UNIVERSITY
OF OSLO



Evolving a Circuit

- . Define the basic building blocks:
 - . Digital (gates or higher level functions)
 - . Analog (transistor/resistor/L/C)
- . Represent each building block in the chromosome by its **function** and its **connections** to other building blocks in the circuit.




Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Evolving a Circuit




Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Evolutionary Operators: Genetic Algorithms (GA)




Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY
OF OSLO

Hillclimbing Problem in Search



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY
OF OSLO

Fitness



- A measure of how well adapted an individual is.
- The value determines the probability of being selected for reproduction.
- The way the fitness function is constructed is critical for the GA performance.




Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Computing Circuit Fitness



$$\text{Fitness} = \sum_p \sum_o (\text{match of output } o \text{ for pattern } p)$$


Copyright © 2008 Jim Torresen, University of Oslo

Stanford EE380, Jan 23, 2008



UNIVERSITY OF OSLO

Fitness Computation OFFLINE (extrinsic)



Copyright © 2008 Jim Torresen, University of Oslo


Stanford EE380, Jan 23, 2008



UNIVERSITY OF OSLO



Fitness Computation ONLINE (intrinsic)



Stanford EE380, Jan 23, 2008


Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO



Evolution



Stanford EE380, Jan 23, 2008


Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO



FPGA (Field Programmable Gate Array)



Stanford EE380, Jan 23, 2008


Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO



Configuration of FPGA (Field Programmable Gate Array)



Stanford EE380, Jan 23, 2008


The Design Warrior's Guide to FPGAs Devices, Tools, and Flows.
ISBN 0750676043

Copyright © 2008 Jim Torresen, University of Oslo

Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)



FPGA for Data Processing



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



Performance Comparison (Nallatech)

	Microprocessor (P4)	FPGA (2VP100)
Clock speed	3.8 GHz	180 MHz
Internal Memory Bandwidth	122 GBytes per Sec	7.5 TBytes per Sec
# Floating Point Units	2	146
Power Consumption	> 100W	< 10W
Peak Performance	7.6 GFLOPS	26 GFLOPS
Sustained Performance	0.76 GFLOPS	13 GFLOPS
I/O / External Memory Bandwidth	8.5 GBytes/sec	67 GBytes/sec

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



Functions Well Suited to FPGA Acceleration


- Searching
- Sorting
- Signal processing
- Audio/video/image manipulation
- Encryption
- Error correction
- Coding/decoding
- Network packet processing
- Data analysis (oil, gas, finance)



Stanford EE380, Jan 23, 2008



Processor versus FPGA



- SRAM program memory
- Program loaded at startup
- Complete program in internal or external memory
- No swapping to other programs
- Processor technology ~1985
- FPGA technology 2008!


Stanford EE380, Jan 23, 2008



UNIVERSITY OF OSLO



Virtual Reconfigurable Circuit



Stanford EE380, Jan 23, 2008


Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO



System-On-Chip Evolution on Field Programmable Gate Array (FPGA)



- Xilinx Virtex-II Pro FPGA
- A hard (PowerPC) or soft (MicroBlaze) processor core is used
- The processor core runs the evolutionary algorithm
- Evaluation of individuals is performed on the EHW module in the same chip

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Prototyping Board: XUP Virtex-II Pro



- . XC2VP30 Virtex-II Pro FPGA
 - . 13969 Slices, 2448 Kb BRAM
 - . 2 PPC405 cores
- . DDR SDRAM slot
- . CompactFlash slot
- . VGA, AC97, PS2, RS232, ...


Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

System-On-Chip




Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



Chromosome string representation



Stanford EE380, Jan 23, 2008



Dividing the application



- **Idea:** Evolve a system gradually (divide-and-conquer the application).

- **Partitioned training vectors**

- **Partitioned training set**

Inputs			Outputs		
X ₃	X ₂	X ₁	Y ₃	Y ₂	Y ₁
0	0	0	0	0	1
0	0	1	1	1	0
0	1	0	1	1	1
0	1	1	0	1	0
1	0	0	1	1	1
1	0	1	1	0	1
1	1	0	0	0	1
1	1	1	0	1	0


- **Benefits:**

- **Simpler and smaller search space for the evolution.**

Stanford EE380, Jan 23, 2008



Earlier Architecture: Prosthetic Hand




Classification Applications


- Face Image Recognition



- Sonar Return Classification



- Prosthetic Hand Sensor Signal Classification



Stanford EE380, Jan 23, 2008




UNIVERSITY OF OSLO

System Overview



ONLINE EVOLVABLE SYSTEM TOP-LEVEL VIEW

PowerPC (hard core) or MicroBlaze (soft core)



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo




UNIVERSITY OF OSLO

Classification Module



CLASSIFICATION SYSTEM TOP-LEVEL MODULE

Category Detection Module



Stanford EE380, Jan 23, 2008



Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

CDM

CATEGORY DETECTION MODULE



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo




UNIVERSITY OF OSLO

Functional Unit



FUNCTIONAL UNIT



Stanford EE380, Jan 23, 2008

f	Description	Function
0	Greater than	O = 1 if I > C, else 0
1	Less than or equal	O = 1 if I ≤ C, else 0

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO



Application to be presented

- AT&T Database of Faces (formerly The ORL Database of faces)

- Classify images of 40 different persons
- 10 different images of each face



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Input Reduction



Original image




Preprocessing



Resampled image



64 pixels



- 92x112 8-bit pixels resampled to 8x8 8-bit pixels
- Input pattern: 512 bits



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Example: One FU Row



Evolution determines:

- Selection of pixels
- Expressions

To counter

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo




UNIVERSITY OF OSLO

FU HW Implementation



FUNCTIONAL UNIT IMPLEMENTATION




Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



Evolution and Fitness Function




- One FU row can be evolved at a time
- Fitness function emphasizes positive matches of the category being evolved at the moment.




A correct match (1) counts A times more than a correct match (0) for other categories

Training Set




Fitness Computation





FITNESS EVALUATION MODULE




Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



Flexible N

Flexible M





Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo




Results: Architecture Parameters



- More FU rows within a CDM gives a higher chance of correct classification
 - Each FU row evolved with random initial values – gives different “rules”
 - The more FU rows in a CDM, the higher the output resolution
- Too few or too many FUs in a row make it more difficult to evolve a classifier



Results: Classification Accuracy



- Using 6 FUs per row and 10 rows per CDM
- Using x training vectors per category and the rest (10-x) as test vectors
- 96.25% accuracy using 9 training vectors per category
 - Better than previous offline EHW architecture
 - Competitive to Eigenfaces or Fisherfaces, SVM (Support Vector Machine) performs better



HW Implementation


- Implemented on a Xilinx Virtex-II Pro XC2VP30
- Evaluation module: 371 slices (2%)
- Parallel evaluation (8 individuals): 1393 slices (10%)

- Estimated $< 1 \mu\text{s}$ classification time per pattern (@100 MHz), using time multiplexing

Stanford EE380, Jan 23, 2008



Evolution Speed






- 8 parallel evaluations
- Fitness evaluation alone is 2.12 times faster in HW
- GA is not fully optimized for the PowerPC

Stanford EE380, Jan 23, 2008



UNIVERSITY OF OSLO

Input (Sonar)



Stanford EE380, Jan 23, 2008

- Original data in float values, converted to 8 bit integers
- 60 samples, 8 bits per sample => 480 bits per input pattern
- Each pattern is presented to all FUs

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Classification Accuracy (Sonar)



FU rows (M)	Training set (avg.)	Test set (avg.)
20	97.3%	87.8%
58	99.6%	91.4%

- Using 6 FUs per row, average over 10 runs
- 104 training vectors, 104 test vectors (total)
- Better than previous offline EHW architecture
- Better than the original ANN implementation (90.4% avg.)
- SVM performs better (95.2%)

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

HW Implementation (Sonar)



- Implemented on a Xilinx Virtex-II Pro XC2VP30 (XUP2VP)
- Classification module:

FU rows	Slices	% of FPGA
20	3866	28
58	11189	81



- 0.5 μ s classification time per pattern (@118 MHz), using time multiplexing
- Evaluation module: 371 slices (2%)
 - Parallel evaluation (8 individuals): 1393 slices (10%)

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo




UNIVERSITY OF OSLO

System Overview



ONLINE EVOLVABLE SYSTEM TOP-LEVEL VIEW



Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO

Evolution Speed (Sonar)




- . Average number of generations required per row is 853 (limit 1000)
- . 98948 generations for entire system
- . 0.54s per row
- . 63s for entire system
 - . System is operational after 4.3s (8 rows)

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo

ONLINE EVOLVABLE SYSTEM TOP-LEVEL VIEW



Partial reconfiguration of the CDMs

Stanford EE380, Jan 23, 2008



- . High classification speed
 - . Suitable for problems requiring high throughput
- . High classification accuracy
 - . Comparable or better than other methods (with exception for SVM)
- . Incremental evolution
 - . Makes evolution of a large system possible
 - . Evolution time is short
 - . The evaluation module requires few FPGA resources



- . Run-time reconfigurable architecture
 - . Allows for online evolution in an on-chip system
 - . Suitable for adaptation to a changing fitness function/training set
- . Combination of SW/HW on-chip gives benefits
 - . Evolution time can be kept down with HW fitness evaluation
 - . The rest of the GA can run in SW, allowing for easy modifications
 - . A compact system (SoC)



UNIVERSITY OF OSLO



EHW Conferences

- **International Conference on Evolvable Systems (ICES)**. Springer LNCS.
 - .Next conference: Prague, Czech Republic
 - .Paper deadline: March 19, 2008
- **NASA/ESA Conference on Adaptive Hardware and Systems (AHS)**, IEEE.
 - .Next conference: Noordwijk, The Netherlands
 - .Paper deadline: January 31, 2008



Proceedings
First NASA/ESA Conference on
Adaptive Hardware and Systems



15-18 June 2008
Istanbul, Turkey

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY OF OSLO



The Research Council of Norway

The work presented has been funded by the Research Council of Norway through the project *Biological Inspired Design of Systems for Complex Real-World Applications* (project no 160308/V30).

Stanford EE380, Jan 23, 2008

Copyright © 2008 Jim Torresen, University of Oslo



UNIVERSITY
OF OSLO



Thank you!

- Please feel free to contact me after this talk.
- Several PhD positions will be available soon (one in our group).
- I'm also available for discussions here at Stanford, Friday January 25.

E-mail: jimtoer@ifi.uio.no
<http://www.ifi.uio.no/~jimtoer>

Stanford EE380, Jan 23, 2008